ELECTRONIC TUNABLE BIQUAD FILTER EMPLOYING DXCCII

Abdullah YEŞİL, Fırat KAÇAR

Department of Electrical and Electronics Engineering
Istanbul University, Istanbul, Turkey
E-mails: abdullah.yesil@istanbul.edu.tr, fkacar@istanbul.edu.tr

Abstract: In this paper, we present dual-X current conveyor (DXCCII) based current-mode tunable universal filters. The proposed tuneable universal filter with single-input and three-outputs can simultaneously realize current-mode high-pass (HP), band-pass (BP) and low-pass (LP) filters employing two DXCCIIs, two grounded capacitors and two NMOS transistors. Besides electronic tunability with the control voltage applied to the gate, the topology proposed exhibits also low active and passive sensitivity. Literature survey shows that the proposed circuit employs minimum number of passive and active components among the DXCCII based filters. Non-ideal and parasitic effects are investigated and discussed. We performed simulations with PSPICE simulation program. Simulation results are given to confirm the theoretical analysis.

Keywords: Analog MOS Integrated Circuit, Current-Mode Filter, DXCCII, Electronically Tunable.

1. Introduction

In electrical engineering, it is well-known fact that electronically tunable filters are very important building blocks for analog signal processing applications. CCII based building blocks seem to be flexible and suitable for design and implementation of tunable filters. Consequently, filter topologies, providing electronically tuneability for natural frequency $\omega_0$ and quality factor $Q$, are remarkably attractive for the filter realization. Several implementations of current mode single-input three-outputs or multi-inputs single output filters based on current conveyors have been reported in the literature [1]-[8]. These current-mode universal filters employ at least three active components and at least four passive components. Besides, these filters are not tunable [1]-[4]. Some other filters are tunable, but they employ at least three active components [5]-[8]. Many studies performed on DXCCII-based topologies have been presented. DXCCII based current-mode inductance-simulators, oscillators, gyrator, FDNR and rectifier circuits were proposed and published in the literature [9]-[16]. A current-mode universal filter using two DXCCIIs, two grounded capacitors and three NMOS transistors was presented in [13]. But this circuit realizes only LP and BP filters. Yüce et al. [14] proposed current mode universal filter employing two DXCCIIs, one DO-ICCII, two grounded capacitors and two NMOS transistors. The work by Minaei [15] reported universal current-mode universal filter circuit employing three DXCCIIs, two grounded capacitors and four NMOS transistors. The last comparison, Kaçar et al. [16] proposed current-mode universal filter using three DXCCIIs, two grounded capacitors and three NMOS transistors.

In this paper, a current mode electronically tunable DXCCII universal filter is proposed. The proposed circuit configuration employs two DXCCIIs, two grounded capacitors and two NMOS transistors which provide the advantage of an electronically tuning capability. Furthermore, it exhibits high impedance output which enables easy cascading in current mode. The filter circuit can generate the standard filter functions (HP, BP and LP). From the comparisons given above, one can see that the proposed circuit employs minimum passive and active components. Furthermore, no critical component matching conditions are required; in addition, active and passive sensitivities are low.

2. Circuit Description

The terminal relations of a DXCCII as shown in Figure 1, can be characterized by

$$
\begin{bmatrix}
I_p \\
V_{x_p} \\
V_{x_n} \\
I_{x_p} \\
I_{x_n}
\end{bmatrix} =
\begin{bmatrix}
0 & 0 & 0 \\
\beta_p & 0 & 0 \\
-\beta_n & 0 & 0 \\
0 & \alpha_p & 0 \\
0 & 0 & \alpha_n
\end{bmatrix}
\begin{bmatrix}
V_y \\
I_{x_p} \\
I_{x_n}
\end{bmatrix}
$$

(1)
where ideally $\beta_p = \beta_n = 1$ and $\alpha_p = \alpha_n = 1$ which represent the voltage and current transfer ratios of the DXCCII respectively. It is clear that for the ideal case of DXCCII the Y terminal exhibits infinite input impedance. The two X ports exhibit zero output impedance and the two Z ports infinite output impedance. The DXCCII brings some facilities as active element. A MOS transistor connected between X terminals with balanced differential voltage acts as linear resistance. The resistance value can be adjusted with the voltage applied to the gate [13].

The routine analysis yields the following for the transfer functions:

$$I_{fe} = \frac{s^2 C_s C_m R_{on} R_{off}}{4 + 2sC_s R_{on} + s^2 C_s C_m R_{on} R_{off}}$$  \hspace{1cm} (3)

$$I_{fo} = \frac{2sC_s R_{on}}{4 + 2sC_s R_{on} + s^2 C_s C_m R_{on} R_{off}}$$  \hspace{1cm} (4)

$$I_{fe} = \frac{-4}{4 + 2sC_s R_{on} + s^2 C_s C_m R_{on} R_{off}}$$  \hspace{1cm} (5)

The natural frequency ($\omega_0$) and quality factor ($Q$) can be given as follows;

$$\omega_0 = \frac{s}{\sqrt{C_s C_m R_{on} R_{off}}}$$  \hspace{1cm} (6)

$$Q = \frac{C_s R_{on}}{V_s}$$  \hspace{1cm} (7)

3. Non-ideal analysis

Transfer functions of proposed circuit are derived and given for non-idealities. Non-ideality analysis considering the current and voltage tracking errors are carried out for these circuits. Taking the DXCCII non-idealities into consideration and rearranging the terminal relations given in Eqn.1, the filter transfer functions must be re-written by using $\beta_p = 1 - \epsilon_p$ and $\alpha_p = 1 - \epsilon_p$ for $p=1,2$. Besides, $\beta_n, \beta_n$ and $\alpha_n, \alpha_n$ represent the parameters $\beta_p, \beta_n$ and $\alpha_p, \alpha_n$ of the $r$th DXCCII. Non-ideal equations for the proposed circuit are given at (8-10).

$$I_{fe} = \frac{s^2 C_s C_m R_{on} R_{off}}{\alpha_p \alpha_n \epsilon_n \left( \beta_n + \beta_p \right) \left( \beta_n + \beta_p \right) + sC_s R_{on} \epsilon_n \left( \beta_n + \beta_p \right) + s^2 C_s C_m R_{on} R_{off}}$$  \hspace{1cm} (8)

$$I_{fo} = \frac{\alpha_p \alpha_n \epsilon_n \left( \beta_n + \beta_p \right) \left( \beta_n + \beta_p \right) + sC_s R_{on} \epsilon_n \left( \beta_n + \beta_p \right) + s^2 C_s C_m R_{on} R_{off}}{\alpha_p \alpha_n \epsilon_n \left( \beta_n + \beta_p \right) \left( \beta_n + \beta_p \right) + sC_s R_{on} \epsilon_n \left( \beta_n + \beta_p \right) + s^2 C_s C_m R_{on} R_{off}}$$  \hspace{1cm} (9)

$$I_{fe} = \frac{\alpha_p \alpha_n \epsilon_n \left( \beta_n + \beta_p \right) \left( \beta_n + \beta_p \right) + sC_s R_{on} \epsilon_n \left( \beta_n + \beta_p \right) + s^2 C_s C_m R_{on} R_{off}}{\alpha_p \alpha_n \epsilon_n \left( \beta_n + \beta_p \right) \left( \beta_n + \beta_p \right) + sC_s R_{on} \epsilon_n \left( \beta_n + \beta_p \right) + s^2 C_s C_m R_{on} R_{off}}$$  \hspace{1cm} (10)

In this case, the modified natural frequency ($\omega_0'$) and quality factor ($Q'$) can be given as follows:

$$\omega_0' = \frac{\alpha_p \alpha_n \epsilon_n \left( \beta_n + \beta_p \right) \left( \beta_n + \beta_p \right)}{C_s R_{on} \epsilon_n \left( \beta_n + \beta_p \right) + s^2 C_s C_m R_{on} R_{off}}$$  \hspace{1cm} (11)

$$Q' = \frac{C_s R_{on} \epsilon_n \left( \beta_n + \beta_p \right) + s^2 C_s C_m R_{on} R_{off}}{\alpha_p \alpha_n \epsilon_n \left( \beta_n + \beta_p \right) \left( \beta_n + \beta_p \right)}$$  \hspace{1cm} (12)

The modification of natural frequency and quality factor due to tracking errors can be compensated by voltage gates $V_g$. The sensitivity analyses with respect to the active and passive parameter can be calculated as follows:

$$\frac{\delta \omega_0}{\delta R_{on}} = -\frac{\delta \omega_0}{\delta C_s} = -\frac{\delta \omega_0}{\delta C_m} = \frac{\delta \omega_0}{\delta \beta_p} = \frac{\delta \omega_0}{\delta \beta_n} = \frac{\delta \omega_0}{\delta \alpha_p} = \frac{\delta \omega_0}{\delta \alpha_n} = 0$$

$$\frac{\delta \omega_0}{\delta R_{on}} = \frac{\delta \omega_0}{\delta C_s} = \frac{\delta \omega_0}{\delta C_m} = \frac{\delta \omega_0}{\delta \beta_p} = \frac{\delta \omega_0}{\delta \beta_n} = \frac{\delta \omega_0}{\delta \alpha_p} = \frac{\delta \omega_0}{\delta \alpha_n} = 0$$

$$\frac{\delta \omega_0'}{\delta R_{on}} = \frac{\delta \omega_0'}{\delta C_s} = \frac{\delta \omega_0'}{\delta C_m} = \frac{\delta \omega_0'}{\delta \beta_p} = \frac{\delta \omega_0'}{\delta \beta_n} = \frac{\delta \omega_0'}{\delta \alpha_p} = \frac{\delta \omega_0'}{\delta \alpha_n} = 0$$

$$\frac{\delta \omega_0'}{\delta R_{on}} = \frac{\delta \omega_0'}{\delta C_s} = \frac{\delta \omega_0'}{\delta C_m} = \frac{\delta \omega_0'}{\delta \beta_p} = \frac{\delta \omega_0'}{\delta \beta_n} = \frac{\delta \omega_0'}{\delta \alpha_p} = \frac{\delta \omega_0'}{\delta \alpha_n} = 0$$

The proposed circuit configuration is illustrated in Figure 2. The proposed current-mode universal filter with single-input three-outputs can realize HP, BP and LP filters; it is constructed employing two DXCCIIIS, two grounded capacitors and two NMOS resistors. The circuit exhibits high output impedance, so it enables easy cascadability and can be tuned electronically. The resistances of the NMOS transistors in Figure 2 can be found as [13],

$$R_{on} = \frac{1}{\mu_n C_{ox} \left( \frac{W}{L} \right)_j (V_{gs} - V_T)}$$  \hspace{1cm} (2)

where $\mu_n$ is carrier mobility, $C_{ox}$ is the gate oxide capacitance per unit area, $W_j$ and $L_j$ are the channel width and length of $j$th transistor and $V_T$ is the threshold voltage of the MOSFET, the resistance value is tunable via $V_{gs}$ of $j$th transistor.

Figure 1. The circuit symbol of the DXCCII

Figure 2. The proposed universal filter employing DXCCII

$$-\frac{\delta \omega_0}{\delta R_{on}} = -\frac{\delta \omega_0}{\delta C_s} = -\frac{\delta \omega_0}{\delta C_m} = \frac{\delta \omega_0}{\delta \beta_p} = \frac{\delta \omega_0}{\delta \beta_n} = \frac{\delta \omega_0}{\delta \alpha_p} = \frac{\delta \omega_0}{\delta \alpha_n} = 0$$

$$\frac{\delta \omega_0}{\delta \beta_p} = \frac{\beta_p}{\beta_p + \beta_p}$$

$$\frac{\delta \omega_0}{\delta \beta_n} = \frac{\beta_n}{\beta_n + \beta_n}$$

$$\frac{\delta \omega_0}{\delta \alpha_p} = \frac{\beta_n}{\beta_n + \beta_n}$$

$$\frac{\delta \omega_0}{\delta \alpha_n} = \frac{\beta_n}{\beta_n + \beta_n}$$
\[ S^Q_{R_{m1}} = -S^Q_{R_{m2}} = S^Q_C = S^Q_{\alpha_{p1}} = S^Q_{\alpha_{p2}} = \frac{1}{2}, \quad S^Q_{\alpha_{m1}} = -1, \quad S^Q_{\alpha_{m2}} = 0, \]
\[ S^Q_{\beta_{m2}} = \frac{\beta_{m2}}{2(\beta_{m2} + \beta_{p2})}, \quad S^Q_{\beta_{p2}} = \frac{\beta_{p2}}{2(\beta_{m2} + \beta_{p2})}, \quad S^Q_{\beta_{m1}} = \frac{\beta_{m1}}{2(\beta_{m1} + \beta_{p1})}, \quad S^Q_{\beta_{p1}} = -\frac{\beta_{p1}}{2(\beta_{m1} + \beta_{p1})}. \]

It can be seen that the active and passive sensitivities are equal to or less than 0.5 in magnitude (excluding \( \alpha_{m1} \)) and it has low active and passive sensitivities.

Parasitic impedances of DXCCII are shown in Figure 3. The real DXCCII has parasitic resistors and capacitors at terminal \( Z_p, Z_n \) and \( Y \) to the ground, and a serial resistor at the input terminals \( X_p \) and \( X_n \). Considering the DXCCII parasitic impedances, the transfer functions of the proposed circuit are obtained and given in (15-17) for non-ideal case.

![Figure 3. Parasitic resistors and capacitors of DXCCII](image)

\[ I_{mP} = \frac{s^2 C C_{PZP} R_{PZP} R_{PZP} + s C R_{PZP} R_{PZP} R_{PZP} + s C R_{PZP} R_{PZP} R_{PZP}}{R_{m1} R_{m2} + 2 R_{m1} R_{p1} + 4 R_{m1} R_{p1} + s C R_{m1} R_{m1} R_{m1} R_{m1} + s R_{m2} R_{m2} C_{m2} (R_{m2} + 2 R_{m1}) R_{p2} + s^2 C C_{m1} R_{m1} R_{m1} R_{m1} R_{m1} + s R_{m2} R_{m2} C_{m2} (R_{m2} + 2 R_{m1}) R_{p2}} \]

\[ I_{mN} = \frac{s^2 C C_{PNP} R_{PNN} R_{PNP} + s C R_{PNN} R_{PNP} R_{PNP} + s C R_{PNN} R_{PNP} R_{PNP}}{R_{m1} R_{m2} + 2 R_{m1} R_{p1} + 4 R_{m1} R_{p1} + s C R_{m1} R_{m1} R_{m1} R_{m1} + s R_{m2} R_{m2} C_{m2} (R_{m2} + 2 R_{m1}) R_{p2} + s^2 C C_{m1} R_{m1} R_{m1} R_{m1} R_{m1} + s R_{m2} R_{m2} C_{m2} (R_{m2} + 2 R_{m1}) R_{p2}} \]

\[ I_{iN} = \frac{4 R_{p1} R_{p2}}{R_{m1} R_{m2} + 2 R_{m1} R_{p1} + 4 R_{m1} R_{p1} + s C R_{m1} R_{m1} R_{m1} R_{m1} + s R_{m2} R_{m2} C_{m2} (R_{m2} + 2 R_{m1}) R_{p2} + s^2 C C_{m1} R_{m1} R_{m1} R_{m1} R_{m1} + s R_{m2} R_{m2} C_{m2} (R_{m2} + 2 R_{m1}) R_{p2}} \]

where \( R_{m1} = R_{m1} - R_{PNN} - R_{PNP} \), \( R_{m2} = R_{m2} - R_{PNN} - R_{PNP} \), \( R_{p1} = R_{PNN} / 2 \), \( R_{p2} = R_{PNP} \) and \( C_1 = C_1 + C_{PNP} + 2 C_{PNN} \), \( C_2 = C_2 + C_{PNP} + C_{PNN} \) are consisted of these parasitic capacitances or resistances. At the X terminals parasitic series resistances decrease effective resistances, while at the Z and Y terminals parasitic parallel capacitances increase effective capacitances. In effects of parasitic impedance case, natural frequency (\( \omega_0 \)) and quality factor (\( Q^* \)) of the proposed circuit is found as,

\[ \omega_0 = \frac{\sqrt{2 + \frac{R_{m1} R_{m1}}{R_{p2}} + \frac{1}{C_{m2}}}}{\sqrt{2 + \frac{R_{m1} R_{m1}}{R_{p2}} + \frac{1}{C_{m2}}}} \]

\[ Q^* = \frac{\sqrt{2 + \frac{R_{m1} R_{m1}}{R_{p2}} + \frac{1}{C_{m2}}}}{\sqrt{2 + \frac{R_{m1} R_{m1}}{R_{p2}} + \frac{1}{C_{m2}}}} \]

From (18) and (19), it can be easily observed that magnitude values of the natural frequency (\( \omega_0 \)) and quality factor (\( Q^* \)) change, depending on values of parasitic impedances.

4. Simulations

The applicability of the proposed universal filter, shown in Figure 2, was demonstrated with SPICE simulations. The simulations were performed using PSPICE program with TSMC CMOS 0.35 \( \mu \)m process of the CMOS realization of DXCCII [13]. Table 1 lists the dimensions of MOS transistors in CMOS DXCCII circuit used for simulations. Supply voltages are taken as \( V_{DD} = V_{SS} = 2.5 \) V and \( V_{min} = 1.265 \) V biasing voltages are used.

<table>
<thead>
<tr>
<th>Transistors</th>
<th>W(( \mu )m)</th>
<th>L(( \mu )m)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1.M2</td>
<td>3</td>
<td>1.5</td>
</tr>
<tr>
<td>M3,M7,M8</td>
<td>6</td>
<td>1.5</td>
</tr>
<tr>
<td>M4,M5</td>
<td>5</td>
<td>1.5</td>
</tr>
<tr>
<td>M6,M9,M10</td>
<td>10</td>
<td>1.5</td>
</tr>
<tr>
<td>M11-M20</td>
<td>20</td>
<td>1.5</td>
</tr>
</tbody>
</table>

The dimensions of the NMOS transistors \( M_1 \) and \( M_2 \) in the proposed filter of Figure 2 are selected as \( (W/L)_0 = 7 \mu m/7 \mu m \) and \( C_{g} = C_{g2} = 100 \) pF which results in a quality factor of \( Q = 1 \) and 933 kHz ideal center frequency.
The control voltages of the NMOS transistors are selected as $V_{G1}=V_{G2}=2.5$ V. Figure 4 shows the simulated frequency responses for the HP, BP and LP configurations. To demonstrate the tuneability of the proposed filter, different values $V_{Gi}$ as 1V, 1.5V and 2.5V are selected to obtain center frequencies of 280 kHz, 525 kHz and 933 kHz, respectively. The results are shown for the band-pass response in Figure 5. When considering the influences of the parasitic impedances, simulation result of center frequency is larger than the ideal condition.

![Figure 4](image1.png)

**Figure 4.** The simulated results of the gain–frequency responses of Figure 2

![Figure 5](image2.png)

**Figure 5.** Gain of the band-pass response for various $V_{Gi}$

Time domain analysis result is given in Fig. 6 for 80μA sine wave at 933 kHz input for band-pass filter. The large signal behavior of the circuit was tested by investigating the dependence of the output harmonic distortion of the band-pass response on the input signal amplitude. Fig. 7 shows that the harmonic distortion increases rapidly. Below 200 μA(p-p), the total harmonic distortion (THD) is in acceptable limits of the order of 2%. The simulated responses with PSPICE have been quite good over a wide frequency range.

![Figure 6](image3.png)

**Figure 6** Time domain response of band-pass filter configuration

![Figure 7](image4.png)

**Figure 7** Dependence of the output harmonic distortion of the band-pass filter on the input signal amplitude

### 5. Conclusions

In this paper, a current mode universal filter with single-input three outputs is presented. This circuit has the following advantages:

(i) can be tuned electronically.
(ii) employs minimum passive and active components.
(iii) does not require any parameter matching condition.
(iv) realizes standard filter functions without changing the circuit topology.
(v) has low active and passive sensitivities.
(vi) has grounded capacitors, which is advantageous from the viewpoint of integrated circuit manufacturing.

PSPICE simulation results are given to verify the theory. It will be seen that simulation results verify theory. The proposed filter circuits can be considered another good alternative for the filter designer.
6. References


